	Ella writes a program on her home computer and compiles it into an executable file.
0 1.1	Ella's executable file will not run on Josephine's computer because the two computers have different processors.
	Explain why having different processors may have caused this problem.  [2 marks

0 1 . 2	Considering these differences, explain why Josephine's computer might be					
	complete a particular task more quickly than Ella's.	[2 marks				
	-					

in Josephine's computer has one core running at 3.2 GHz.

The processor in Ella's computer has four cores running at 2.8 GHz and the processor

# Table 3 – standard AQA assembly language instruction set. This should be usedto answer question part02.1

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d.</memory>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
	<pre>specified by <memory ref="">.</memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre></pre></pre> <pre></pre></pre></pre>
	n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value in</pre></pre>
	register n and store the result in register d.
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value specified
	<pre>by <operand2>.</operand2></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <pre><pre>AND Rd, Rn, <pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre>	Perform a bitwise logical AND operation between the value in
	register n and the value specified by <pre><pre>operand2&gt;</pre> and store</pre>
	the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
	register n and the value specified by <pre><pre>operand2&gt; and store</pre></pre>
	the result in register d.
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation between
	the value in register n and the value specified by <pre><operand2></operand2></pre>
	and store the result in register d.
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value specified
T. G.T. D. J. D	by <operand2> and store the result in register d.</operand2>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the number
	of bits specified by <pre><pre>operand2&gt; and store the result in register</pre></pre>
TOD Dal Day (care and 10)	d.
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the number
	of bits specified by <pre><pre>operand2&gt; and store the result in register</pre></pre>
112.7.00	d.
HALT	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label, the identifier of the label is placed after the branch instruction.

### Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character is a
# or an R:

- # Use the decimal value specified after the #, eg #25 means use the decimal value 25.
- Rm Use the value stored in register m, eg R6 means use the value stored in register 6.

The available general purpose registers that the programmer can use are numbered 0 to 12.

**Figure 3** shows an incomplete assembly language program, intended to perform integer division by 10.

The program decrements the value in R1 in steps of 10 until the value stored in R1 is less than 10. Each time that the value in R1 is decreased by 10 the value in R3 is increased by 1. For example, if R1 started at 43 the sequence of numbers stored in R1 would be 43, 33, 23, 13, 3 and the final value in R3 would be 4.

0 2 . 1 Complete the program in Figure 3.

You should assume that R1 has already been assigned a value to divide.

You may not need to use all four lines for your solution and you should not write more than one instruction per line.

Figure 3

[4 marks]

	MOV	R3,	#0
loopstart:	CMP	R1,	#10

end:

HALT

A processor supports 32 different basic machine code operations, and two addressing modes represented by a single bit, as shown in **Figure 4** below.

Figure 4

	Opcode														
	Basio op	c ma erat		Э	Addressing mode				(	Oper	and				
0	0	0	0	1	1	0	0	1	1	1	0	1	1	0	1

0 2 . 2 How many different opcodes is the machine potentially capable of supporting? [1 mark]

**0 2 . 3** In direct addressing, the value stored in the operand is the address of the memory location which contains the data to process.

In direct addressing mode, how many memory locations could a processor that used the instruction format described in **Figure 4** potentially make use of?

[1 mark]

**Table 1** shows the standard AQA assembly language instruction set that should be used to answer question part **0 4** . **1** 

# Table 1 – standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by
	<pre><memory ref=""> into register d.</memory></pre>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
	<pre>specified by <memory ref="">.</memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
	register n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
	in register n and store the result in register d.
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
	<pre>specified by <operand2>.</operand2></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value
	in register n and the value specified by <pre><pre>operand2&gt;</pre> and</pre>
	store the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
	register n and the value specified by <pre><pre>operand2&gt; and</pre></pre>
	store the result in register d.
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
	between the value in register n and the value specified by
MITH Dd (are are and 2)	<pre><operand2> and store the result in register d.</operand2></pre>
MVN Rd, <pre>operand2&gt;</pre>	Perform a bitwise logical NOT operation on the value
LSL Rd, Rn, <pre>coperand2&gt;</pre>	specified by <pre>coperand2&gt; and store the result in register d.</pre> Logically shift left the value stored in register n by the
LSL Rd, RH, Coperand2/	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
	· · · · · · · · · · · · · · · · · · ·
LSR Rd, Rn, <pre>coperand2&gt;</pre>	result in register d.
Lon Ku, Kii, Coperand2>	Logically shift right the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
LINT IT	result in register d.
HALT	Stops the execution of the program.

**Labels:** A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label, the identifier of the label is placed after the branch instruction.

### Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character is a
# or an R:

- # Use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm Use the value stored in register m, eg R6 means use the value stored in register 6

The available general purpose registers that the programmer can use are numbered 0 to 12

7.3 Structure and role of the processor and its components
--

0 4	Figure 2 shows an algorithm, written in pseudo-code, that is used to multiply two
<u>~   -  </u>	variables W and X together. The resulting answer is stored in variable Y. It can be
	assumed that both $W$ and $X$ are positive integers. $Z$ is a temporary variable. The
	operation DIV performs integer division

Line numbers are included but are not part of the algorithm.

# Figure 2

```
1  W ← 9
2  X ← 12
3  Y ← 0
4  REPEAT
5  Z ← W LOGICAL BITWISE AND 1
6  IF Z = 1 THEN
7  Y ← Y + X
8  END IF
9  W ← W DIV 2
10  X ← X * 2
11 UNTIL W = 0
```

0 4 . 1 Write a sequence of assembly language instructions that perform multiplication using the same method shown in **Figure 2**.

Assume that registers 0, 1, 2 and 3 are used to store the values represented by variables W, X, Y and Z accordingly.

Some lines, including those equivalent to line numbers 1 to 5 in **Figure 2**, have been completed for you.

[7 marks

startloop:	MOV R MOV R MOV R AND R	1, ‡ 12, ‡	‡12 ‡0	#1			
jump:							
endloop:	B sta	rtlo	op				

PhysicsAndMathsTutor.com

7.3 Structure and role of the processor and its components

0 5.5	Describe <b>four</b> steps that a processor goes through during the fetch stage of the Fetch-Execute cycle.						
	You <b>must</b> explain the purpose of each step.	[8 marks]					

,		
	-	

PhysicsAndMathsTutor.com

7.3 Structure and role of the processor and its components

**Table 1** shows the standard AQA assembly language instruction set that should be used to answer question part 0 6. 1

# Table 1 – standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by
	<pre><memory ref=""> into register d.</memory></pre>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
	<pre>specified by <memory ref="">.</memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre>operand2&gt; to the value in</pre></pre>
	register n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
	in register n and store the result in register d.
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre>coperand2&gt; into register d.</pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
	specified by <pre><pre>operand2&gt;.</pre></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value
	in register n and the value specified by <pre><pre>operand2&gt; and</pre></pre>
	store the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
	register n and the value specified by <pre><pre>operand2&gt; and</pre></pre>
EOR Rd, Rn, <operand2></operand2>	store the result in register d.  Perform a bitwise logical XOR (exclusive or) operation
EOR Rd, RH, Coperand2/	between the value in register n and the value specified by
	<pre><pre><pre><pre><pre><pre><pre>and store the result in register d.</pre></pre></pre></pre></pre></pre></pre>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value
iviv ita, toporanazi	specified by <pre><pre>specified by <pre><pre>specified by <pre><pre>specified by <pre>specified by <p< td=""></p<></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the
. , ,	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
	result in register d.
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt;</pre> and store the</pre>
	result in register d.
HALT	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

### Interpretation of <operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general purpose registers that the programmer can use are numbered 0–12

0 6 . 1

Write an assembly language program to encrypt a single character using the Caesar cipher. The character to be encrypted is represented using a character set consisting of 26 characters with character codes 0–25. The output of the process should be the character code of the encrypted character.

The assembly language instruction set that you should use to write the program is listed in **Table 1**.

**Table 2** shows the character codes and the characters they represent.

Table 2

Code	Character
0	Α
1	В
3	С
3	D
<u>4</u> 5	E
5	F
6	G
7	Н
8	l

Code	Character
9	J
10	K
11	L
12	M
13	N
14	0
15	Р
16	Q
17	R

Code	Character
18	S
19	Т
20	U
21	V
22	W
23	Х
24	Y
25	Z

- Memory location 100 contains the character code to be encrypted, which is in the range 0–25
- Memory location 101 contains an integer key to be used for encryption, which is in the range 0–25
- The program should store the character code of the encrypted character in memory location 102

		[4 marks
-		

PhysicsAndMathsTutor.com

7.3 Structure and role of the processor and its components

0 7 . 7	1
---------	---

The fetch-execute cycle involves the Current Instruction Register (CIR), Control Unit, Memory Address Register (MAR), Memory Buffer Register (MBR) and Program Counter (PC).

**Figure 6** lists four events that can take place during one cycle of the fetch-execute cycle. The events are labelled  $\bf A$  to  $\bf D$ .

Some events that take place during the fetch-execute cycle are not listed.

Put these events in the order they would occur in the fetch-execute cycle when an ADD instruction is executed.

Write the numbers 1 to 4 beside each description in **Figure 6** to indicate the order in which the events occur. The number 1 should be used to indicate the event that would happen first.

[3 marks]

Figure 6

	Description	Order (1 to 4)
Α	The contents of the MBR are copied to the CIR.	
В	The contents of the PC are copied to the MAR.	
С	The Control Unit decodes the contents of the CIR.	
D	The result of the calculation is stored.	

0 7.2	Describe the role of main memory in the execution of computer programs.	[2 marks]

Table 1 – standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by
	<pre><memory ref=""> into register d.</memory></pre>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
	<pre>specified by <memory ref="">.</memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
	register n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
	in register n and store the result in register d.
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
	<pre>specified by <operand2>.</operand2></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value
	in register n and the value specified by <pre><pre>operand2&gt;</pre> and</pre>
	store the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
	register n and the value specified by <pre><pre>operand2&gt; and</pre></pre>
	store the result in register d.
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
	between the value in register n and the value specified by
MITTEL Del Communication	<pre><operand2> and store the result in register d.</operand2></pre>
MVN Rd, <pre>operand2&gt;</pre>	Perform a bitwise logical NOT operation on the value
ICI Dd Dn (onorand)	specified by <pre>operand2&gt; and store the result in register d.</pre>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
LSR Rd, Rn, <operand2></operand2>	result in register d.
Lon Nu, Nii, Coperandzy	Logically shift right the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
II 7 T TT	result in register d.
HALT	Stops the execution of the program.

**Labels:** A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

#### Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general purpose registers that the programmer can use are numbered 0–12

	7.3	<b>Structure</b>	and role	of the	processor	and its	componen
--	-----	------------------	----------	--------	-----------	---------	----------

0 8 . 1	Shade one lozenge to show which of the assembly instructions in Figure 7 uses
	immediate addressing.

[1 mark]

Figure 7

	Instruction	Immediate Addressing
A	LDR R3, 42	0
В	MOV R3, #42	0
С	STR R3, 101	0
D	SUB R3, R2, R1	0

0 8 . 2	A computer program is required that will multiply the value stored in X by 2 if it is less
	than 50 and leave it unchanged if it is 50 or more.

The algorithm for this task can be written in pseudocode as:

IF X < 50 THEN 
$$\times \leftarrow \times \times 2$$
 ENDIF

Write an assembly language program using the AQA assembly language instruction set shown in **Table 1** to carry out this task.

At the start, the value of $\boldsymbol{x}$ is stored in memory location 101		
	[4 marks]	

PhysicsAndMathsTutor.com

7.3 Structure and role of the processor and its components

# **Table 2** shows the standard AQA assembly language instruction set that should be used to answer question 10

# Table 2 – standard AQA assembly language instruction set

STR Rd, <memory ref=""> Store the value that is in register d. Store the value that is in register d into the memory location specified by <memory ref="">.  ADD Rd, Rn, <operand2> Add the value specified in <operand2> to the value in register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Copy the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B<condition> <label> Branch to the instruction at position <label> in the program.  B<condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are: EQ: equal to NE: not equal to GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  DRR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></condition></label></label></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></memory></memory>	LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by		
specified by <memory ref="">.  ADD Rd, Rn, <operand2> Add the value specified in <operand2> to the value in register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2> into register d.  Always branch to the instruction at position <label> in the program.  B<condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></condition></label></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></memory>		<pre><memory ref=""> into register d.</memory></pre>		
ADD Rd, Rn, <operand2> Add the value specified in <operand2> to the value in register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B<condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:  EQ: equal to NE: not equal to GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>	STR Rd, <memory ref=""></memory>	· · · · · · · · · · · · · · · · · · ·		
register n and store the result in register d.  SUB Rd, Rn, <operand2> Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  Always branch to the instruction at position <label> in the program.  B<condition> <label> Always branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:  EQ: equal to NE: not equal to  GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></condition></label></label></condition></label></operand2></operand2></operand2></operand2></operand2></operand2>		specified by <memory ref="">.</memory>		
Subtract the value specified by <operand2> from the value in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Copy the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B<condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2></operand2>	ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre>operand2&gt;</pre> to the value in</pre>		
in register n and store the result in register d.  MOV Rd, <operand2> Copy the value specified by <operand2> into register d.  CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B<condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:  EQ: equal to NE: not equal to GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical NOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Deform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></condition></condition></label></label></condition></label></label></operand2></operand2></operand2></operand2>		register n and store the result in register d.		
MOV Rd, <operand2> Copy the value specified by <operand2> into register d. Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  B <condition> <label> B <a href="Branch">Branch to the instruction at position <label> in the program. Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></a></label></condition></label></label></operand2></operand2></operand2>	SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>coperand2&gt;</pre> from the value</pre>		
CMP Rn, <operand2> Compare the value stored in register n with the value specified by <operand2>.  B <label> Always branch to the instruction at position <label> in the program.  Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></label></operand2></operand2>		in register n and store the result in register d.		
specified by <pre>specified by</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	<u> </u>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>		
B <label> Always branch to the instruction at position <label> in the program.  B <li>B</li> <li>B</li> <li>B</li> <li>B</li> <li>B</li> <li>Condition&gt; <label></label></li> <li>Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:  EQ: equal to  GT: greater than  LT: less than  AND Rd, Rn, <operand2></operand2></condition></condition></label></li> <li>Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2></li> <li>PORR Rd, Rn, <operand2></operand2></li> <li>Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register d.</operand2></operand2></operand2></li> <li>MVN Rd, <operand2></operand2></li> <li>Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></li></label></label>	CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value		
program.  B <condition> <label> Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition></label></label></condition>				
Branch to the instruction at position <1abel> if the last comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition>	B <label></label>	Always branch to the instruction at position <label> in the</label>		
comparison met the criterion specified by <condition>. Possible values for <condition> and their meanings are:</condition></condition>				
Possible values for <condition> and their meanings are:</condition>	B <condition> <label></label></condition>	•		
EQ: equal to NE: not equal to GT: greater than LT: less than  AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <operand2> and store the result in register n by the number of bits specified by <o< td=""><td></td><td>·</td></o<></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		·		
AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>				
AND Rd, Rn, <operand2> Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>				
in register n and the value specified by <operand2> and store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>				
store the result in register d.  ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>	AND Rd, Rn, <operand2></operand2>			
ORR Rd, Rn, <operand2> Perform a bitwise logical OR operation between the value in register n and the value specified by <operand2> and store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>		, , –		
register n and the value specified by <pre>coperand2&gt; and store the result in register d.  EOR Rd, Rn, <pre>coperand2&gt;</pre> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <pre>coperand2&gt; and store the result in register d.  MVN Rd, <pre>coperand2&gt;</pre> Perform a bitwise logical NOT operation on the value specified by <pre>coperand2&gt; and store the result in register d.  LSL Rd, Rn, <pre>coperand2&gt;</pre> Logically shift left the value stored in register n by the number of bits specified by <pre>coperand2&gt; and store the result in register d.  LSR Rd, Rn, <pre>coperand2&gt;</pre> Logically shift right the value stored in register n by the number of bits specified by <pre>coperand2&gt; and store the result in register d.</pre></pre></pre></pre></pre>	000 01 0	· ·		
store the result in register d.  EOR Rd, Rn, <operand2> Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2></operand2>	ORR Rd, Rn, <operand2></operand2>	· ·		
Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2>				
between the value in register n and the value specified by <operand2> and store the result in register d.  MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2></operand2>	EOD Dd Dn (onemad)	· ·		
<pre></pre>	EOR Rd, Rn, <operand2></operand2>	, , ,		
MVN Rd, <operand2> Perform a bitwise logical NOT operation on the value specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2></operand2>				
specified by <operand2> and store the result in register d.  LSL Rd, Rn, <operand2>  Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2>  Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2></operand2>	MVN Pd conerand?>			
LSL Rd, Rn, <operand2> Logically shift left the value stored in register n by the number of bits specified by <operand2> and store the result in register d.  LSR Rd, Rn, <operand2> Logically shift right the value stored in register n by the number of bits specified by <operand2> and store the result in register d.</operand2></operand2></operand2></operand2>	Non Ra, Coperanaz			
number of bits specified by <pre>coperand2&gt; and store the     result in register d.  LSR Rd, Rn, <pre>coperand2&gt;</pre> Logically shift right the value stored in register n by the     number of bits specified by <pre>coperand2&gt; and store the     result in register d.</pre></pre>	LSL Rd. Rn. <pre>coperand2&gt;</pre>			
result in register d.  LSR Rd, Rn, <pre>coperand2&gt;</pre> Logically shift right the value stored in register n by the number of bits specified by <pre>coperand2&gt;</pre> and store the result in register d.				
LSR Rd, Rn, <pre>coperand2&gt; Logically shift right the value stored in register n by the number of bits specified by <pre>coperand2&gt; and store the result in register d.</pre></pre>		• =		
number of bits specified by <operand2> and store the result in register d.</operand2>	LSR Rd, Rn, <pre>coperand2&gt;</pre>	ů .		
result in register d.	, , , ,			
· · · · · · · · · · · · · · · · · · ·		• -		
r r diopo ino oncoulion di ino biodiani.	HALT	Stops the execution of the program.		

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

### Interpretation of coperand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general purpose registers that the programmer can use are numbered 0–12

|--|

**Figure 4** shows an algorithm written in pseudo-code. It is used to calculate the value of the contents of variable A multiplied by the contents of variable B.

Line numbers are included in the pseudo-code but are not part of the algorithm.

# Figure 4

1 A 
$$\leftarrow$$
 4  
2 B  $\leftarrow$  3  
3 C  $\leftarrow$  0  
4 WHILE B > 0  
5 C  $\leftarrow$  C + A  
6 B  $\leftarrow$  B - 1  
7 ENDWHILE

Write a sequence of assembly language instructions that would perform the same function as the pseudo-code in **Figure 4**.

Registers R1, R2 and R3 are used to hold the values of A, B and C respectively. The assembly language code equivalent to line numbers 1 to 3 in **Figure 4** have been completed for you.

[4 marks]

MOV R1, #4
MOV R2, #3
MOV R3, #0

1   1
-------

A company is redesigning the processor used in a smartwatch it sells. The redesign will allow the company to increase the clock speed of the processor.

The processor executes all software and controls all hardware on the smartwatch. The smartwatch uses a wide range of sensors to continuously collect data about its wearer and environment. To improve accuracy each sensor takes many readings every second and sends them to the processor for averaging. The smartwatch has different software applications to play music, display images and provide a summary of all the sensor data it has stored.


Customer feedback shows that the smartwatch provides all customers with reliable and accurate data. However, some customers mentioned that performance can worsen when loading a large image and listening to music at the same time.

Describe **two** features of the situation that suggest increasing the clock speed would

improve the performance of the smartwatch.	3	[2 marks]

1 2.1 Figure 5 shows some of the processor registers and buses that are used during the fetch stage of the fetch-execute cycle, together with the main memory.

Figure 5



State the name of the components that are labelled in **Figure 5** with the numbers **1** to **4**. In the case of register names, the full names **must** be stated.

[2 marks]

1	
2	
3	
4	

1 2.2	Describe the stored program concept.	[2 marks

consists of an opcode and an used by a program.
perand. [2 marks]
a clock speed of 2.8 GHz er B. Computer A has a
possible factors for the ter B.  [2 marks]

Greater word length \_\_\_\_\_

**Table 1** shows the standard AQA assembly language instruction set that should be used to answer question 1 3

# Table 1 – standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d.</memory>		
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location specified by <memory ref="">.</memory>		
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre>coperand2&gt; to the value in register n and store the result in register d.</pre>		
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><operand2> from the value in register n and store the result in register d.</operand2></pre>		
MOV Rd, <operand2></operand2>	Copy the value specified by <operand2> into register d.</operand2>		
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value specified by <pre><pre>operand2&gt;.</pre></pre>		
B <label></label>	Always branch to the instruction at position <label> in</label>		
	the program.		
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:</condition></condition></label>		
	EQ: equal to NE: not equal to GT: greater than LT: less than		
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value in register n and the value specified by <operand2> and store the result in register d.</operand2>		
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in register n and the value specified by <pre><operand2></operand2></pre> and store the result in register d.		
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <pre><operand2></operand2></pre> and store the result in register d.		
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value specified by <pre><pre>operand2&gt;</pre> and store the result in register d.</pre>		
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the number of bits specified by <pre><operand2></operand2></pre> and store the result in register d.		
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register $n$ by the number of bits specified by <pre><operand2></operand2></pre> and store the result in register $d$ .		
HALT	Stops the execution of the program.		

**Labels:** A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

#### 

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- 1. # use the decimal value specified after the #, eg #25 means use the decimal value 25
- 2. Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general purpose registers that the programmer can use are numbered 0–12

7.3	Structure	and role	of the	processor	and its	components

1 3

Registers R1 and R3 each store a different positive number.	
Write a program using the standard AQA assembly language in Table 1 that	will:
<ul> <li>store the greater of these two numbers in R1</li> <li>store 1 in R2 if the value originally in R1 is greater than the value in R3, storing 3 in R2 otherwise.</li> </ul>	
· · · · · · · · · · · · · · · · · · ·	4 marks]

1 4

The greatest common divisor of two positive integers A and B is the largest positive integer that divides both of the numbers without leaving a remainder.

For example, if A = 4 and B = 6 then:

- 4 has the divisors 1, 2 and 4
- 6 has the divisors 1, 2, 3 and 6

Therefore, the greatest common divisor of 4 and 6 is 2, since this is the biggest number which appears in the list of divisors of both 4 and 6.

The method shown in **Figure 7** is a famous method for determining the greatest common divisor of two positive integers, A and B:

# Figure 7

WHILE A 
$$\neq$$
 B  
IF A > B THEN  
A = A - B  
ELSE  
B = B - A  
ENDIF  
ENDWHILE

When the procedure described in the algorithm terminates, the value in A (and also B) is the greatest common divisor of A and B.

Table 1 – standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by
	<pre><memory ref=""> into register d.</memory></pre>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
, ,	specified by <memory ref="">.</memory>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre>Add the value specified in <pre><pre></pre></pre></pre></pre>
	register n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre>operand2&gt; from the value</pre>
Sob ha, har, topolanas	in register n and store the result in register d.
MOV Rd, <operand2></operand2>	Copy the value specified by <pre>coperand2&gt; into register d.</pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
CMI MI, Coperand27	specified by <pre>specified by</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
D /IdDel/	
B <condition> <label></label></condition>	program.  Branch to the instruction at position <label> if the last</label>
B (condition) (label)	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to GT: greater than LT: less than
AND Rd, Rn, <pre>coperand2&gt;</pre>	Perform a bitwise logical AND operation between the value
AND Rd, RH, Coperand2/	in register n and the value specified by <pre>operand2&gt; and</pre>
	store the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
on na, m, operanaz	register n and the value specified by <pre>coperand2&gt;</pre> and
	store the result in register d.
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
Lore har, har, coperanaz,	between the value in register n and the value specified by
	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value
The state of the s	specified by <pre>specified by</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
	result in register d.
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
	result in register d.
HALT	Stops the execution of the program.
	Later and excession of the broad and

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label, the identifier of the label is placed after the branch instruction.

### Interpretation of coperand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:


- # use the decimal value specified after the #, eg #25 means use the decimal value 25.
- Rm use the value stored in register m, eg R6 means use the value stored in register 6.

The available general purpose registers that the programmer can use are numbered 0 to 12.

1 4.1	Write a program <b>using the AQA assembly language instruction set</b> , shown on page 18 in <b>Table 1</b> , that uses the method described in <b>Figure 7</b> to calculate the greatest common divisor of two positive integers.
	<ul> <li>At the start, the positive integer A will be stored in memory location 102 and the positive integer B in memory location 103. Your program should use these values to</li> </ul>
	<ul> <li>find their greatest common divisor.</li> <li>When your program terminates it should store the greatest common divisor of these two numbers in memory location 104.</li> <li>[8 marks]</li> </ul>
	[O IIIai K5]

1 6 . 1	The diagram in Figure 2 describes the fetch part of the Fetch-Execute cycle. Some of
	the names of registers have been omitted from the figure and replaced with the
	numbers 10 to 13

Figure 2



State the **full names** of the registers that should appear in the diagram where the numbers are.

[2 marks]

Number	Full Name of Register
0	
2	
6	

1 6. 2 Interrupts can be generated by devices connected to the processor during the Fetch-Execute cycle.

Describe the role of interrupts.	[2 marks

PhysicsAndMathsTutor.com

7.3 Structure and role of the processor and its components

1 7

**Figure 11** shows the format of a machine code instruction for a particular processor and one instruction in that format.

Figure 11

Opcode								1	Ope	rand	t				
E	Basic Op	Ma erat		Э	Addressing Mode										
1	0	0	1	1	1	1	0	0	1	1	1	1	0	1	0

1 7.1	If the operand can be used to refer to any location in the memory, how many locations can the processor address?	memory
	locations can the processor address?	[1 mark]
1 7.2	One of the two addressing modes that the processor supports is immediate addressing.	
	Explain what is meant by immediate addressing.	[1 mark]

Table 2 - Standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <pre><memory ref=""> into register d.</memory></pre>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location specified by <memory ref="">.</memory>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre>operand2&gt; to the value in register n and store the result in register d.</pre></pre>
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><operand2> from the value in register n and store the result in register d.</operand2></pre>
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value specified by <pre><pre>operand2&gt;.</pre></pre>
B <label></label>	Always branch to the instruction at position <label> in the program.</label>
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last comparison met the criterion specified by <condition>.  Possible values for <condition> and their meanings are:  EQ: equal to  GT: greater than  LT: less than</condition></condition></label>
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value in register n and the value specified by <pre><operand2></operand2></pre> and store the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in register n and the value specified by <pre><pre>operand2&gt;</pre> and store the result in register d.</pre>
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation between the value in register n and the value specified by <pre><operand2> and store the result in register d.</operand2></pre>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value specified by <pre><pre>operand2&gt; and store the result in register d.</pre></pre>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the number of bits specified by <pre><pre>operand2&gt;</pre> and store the result in register d.</pre>
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the number of bits specified by <pre><pre>operand2&gt;</pre> and store the result in register d.</pre>
HALT	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

### Interpretation of <operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general-purpose registers that the programmer can use are numbered 0–12

7.3	Structure	and role	of the	processor	and its	componer	ıts
	Ciraciaro	and role		processer	and its	COLLIDOLICI	

1   7  . 3	The Vernam cipher encrypts a plaintext character by performing a logical operation between a character in the plaintext and part of the key.
	Write an assembly language program, using the AQA assembly language instruction set shown on page 28 in Table 2, to encrypt a plaintext character using this method.
	You should assume that:
	• the character code of the plaintext character to be encrypted is stored in memory location 101
	• the part of the key to use to encrypt the character is stored in memory location 102
	The encrypted ciphertext character should be stored in memory location 103  [3 marks]

# This table is included so that you can answer Question 18.1 on page 17.

Table 1 - Standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by
	<pre><memory ref=""> into register d.</memory></pre>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
	<pre>specified by <memory ref="">.</memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
	register n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
	in register n and store the result in register d.
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
	<pre>specified by <operand2>.</operand2></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <pre>operand2&gt;</pre>	Perform a bitwise logical AND operation between the value
	in register n and the value specified by <pre><operand2></operand2></pre> and
	store the result in register d.
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
	register n and the value specified by <pre><pre>operand2&gt; and</pre></pre>
	store the result in register d.
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
	between the value in register n and the value specified by
100	<pre><operand2> and store the result in register d.</operand2></pre>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value
TOT Dd Day (consumate)	specified by <pre>operand2&gt; and store the result in register d.</pre>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
ICD Dd Dn (one of 10)	result in register d.
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt; and store the</pre></pre>
	result in register d.
HALT	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label, the identifier of the label is placed after the branch instruction.

### Interpretation of coperand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general-nurnose registers that the programmer can use are numbered 0–12

1 8

**Figure 4** shows an assembly language program which has been written using the AQA assembly language instruction set. The instruction set is explained in **Table 1** on page 15.

# Figure 4

```
CMP R2, #0
 BEQ exit
 MOV R0, #0
 MOV R3, #1
moveleft:
  LSL R2, R2, #1
 LSL R3, R3, #1
 CMP R2, R1
 BLT moveleft
 BEQ mainloop
 LSR R2, R2, #1
 LSR R3, R3, #1
mainloop:
  CMP R1, R2
 BLT skip
 ADD R0, R0, R3
  SUB R1, R1, R2
skip:
 AND R4, R3, #1
 CMP R4, #1
 BEQ skipshiftR2
 LSR R2, R2, #1
skipshiftR2:
  LSR R3, R3, #1
 CMP R3, #0
 BNE mainloop
exit:
 HALT
```

The program takes its input values from registers R1 and R2 and stores its output in registers R0 and R1

1 8		1	
-----	--	---	--

Complete the trace table below to show the results of executing the program in **Figure 4** when the initial values in registers R1 and R2 are 34 and 6

Each register can hold a 16-bit value.

You may find it easier to understand the operation of the program if you write the contents of the registers out in both binary and decimal.

You may not need to use all the rows in the table.

[6 marks]

R0	R1	R2	R3	R4
	100010 (34)	110 (6)		
	, ,	( )		
			_	

1 9 . 1	The control unit is an important component of a processor.	
	Describe the role of the control unit.	[3 marks

One method that can be used to improve the performance of a processor is to

ın	crease the amount of cache memory.
D	escribe:
•	what cache memory is what cache memory is used for how increasing the amount of cache memory can improve the performance of a
	processor. [4 ma
_	
_	
_	
_	
_	

## This table is included so that you can answer Questions 20.1 and 20.2 on page 21.

Table 1 – Standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d.</memory>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
_	<pre>specified by <memory ref="">.</memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre>coperand2&gt;</pre> to the value in</pre>
	register n and store the result in register d.
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
	in register n and store the result in register d.
MOV Rd, <pre>operand2&gt;</pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d.</pre></pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
	<pre>specified by <operand2>.</operand2></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <pre><pre>AND Rd, Rn, <pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre>	Perform a bitwise logical AND operation between the value
	in register n and the value specified by <operand2> and</operand2>
ORR Rd, Rn, <operand2></operand2>	store the result in register d.  Perform a bitwise logical OR operation between the value in
ORR Rd, RH, Coperand2/	register n and the value specified by <pre>coperand2&gt;</pre> and
	store the result in register d.
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
lore rea, rei, reportance.	between the value in register n and the value specified by
	<pre><operand2> and store the result in register d.</operand2></pre>
MVN Rd, <pre>operand2&gt;</pre>	Perform a bitwise logical NOT operation on the value
	specified by <pre>coperand2&gt; and store the result in register d.</pre>
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt;</pre> and store the</pre>
	result in register d.
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the
	number of bits specified by <pre><pre>operand2&gt;</pre> and store the</pre>
	result in register d.
HALT	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label the identifier of the label is placed after the branch instruction.

### Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general-purpose registers that the programmer can use are numbered 0–12

2 0

**Figure 7** shows an assembly language program that has been written using the AQA Assembly Language Instruction Set, which is given in **Table 1** on **page 20**.

## Figure 7

```
LDR R0, 120
 LDR R1, 121
 MOV R3, #0
loop:
 CMP R1, #0
 BEO exit
 AND R2, R1, #1
  CMP R2, #0
 BEQ skip
 ADD R3, R3, R0
skip:
 LSL RO, RO, #1
 LSR R1, R1, #1
 B loop
exit:
  STR R3, 122
 HALT
```

2 0 . 1 State the name of the addressing mode used in the instruction ADD R3, R3, R0 [1 mark]

**2 0 . 2** Memory location 120 contains the value 23 and memory location 121 contains the value 5.

Complete the trace table to show how the contents of the memory locations and registers change when the program in **Figure 7** is executed.

[5 marks]

Memory locations				Regi	sters			
120	121	122	R0 R1 R2 R3					
23	5							

7.3 Structure and	role of the processor and its components	PhysicsAndMathsTutor.co		
2 0.3	State the purpose of the program in <b>Figure 7</b> .	[1 mark]		
2 0 . 4	The program in <b>Figure 7</b> has been written using assemb			
	State <b>two</b> reasons why the programmer may have chose assembly language rather than in a high-level programm			
	Reason 1			
	Reason 2			
2 0 . 5	The program in <b>Figure 7</b> will be translated into machine	code.		
	Explain the relationship between an assembly language code instruction.	instruction and a machine		
		[1 mark]		

2 1.1	Describe how the fetch-execute cycle is used to carry out machine code instructions <b>and</b> how the hardware of a computer could be improved so that programs can be executed more quickly.					
	Your response should include a description of what happens during each stage of the fetch-execute cycle.					
	[12 marks]					

,		

For question parts 22.1 and 22.2 you should assume that memory locations and registers store 8-bit values. These question parts use the AQA assembly language instruction set in Table 3 on page 23.

Assembly language instructions can be used to perform masking, which allows the values of individual bits or groups of bits within a number to be isolated or set independently of the values of the other bits in the number.

For example, to isolate the values of the rightmost four bits of an 8-bit number, the number could be ANDed with the binary value 00001111.

The assembly language instruction AND  $\,\mathrm{R0}$ ,  $\,\mathrm{R1}$ ,  $\,$ #15 performs a bitwise logical AND operation between the value in register  $\,\mathrm{R1}$  and the number 15 (equivalent to 00001111 in binary), storing the result in register  $\,\mathrm{R0}$ .

2 2 . 1 In binary, show the result of applying the instruction AND R0, R1, #15 when register R1 contains the decimal value 70 which is 46 in hexadecimal.

[1 mark]

R1	0	1	0	0	0	1	1	0
15	0	0	0	0	1	1	1	1
R0								

**2 2.** In binary, show the result of applying the instruction ORR R0, R1, #48 when register R1 contains the decimal value 6 which is 6 in hexadecimal.

[1 mark]


R1	0	0	0	0	0	1	1	0
48	0	0	1	1	0	0	0	0
R0								

2 2 . 3

A computer program is required to display the value of the contents of a memory location that stores an 8-bit value. The value should be displayed on the screen of the computer in hexadecimal.

Part of the process required to do this is to convert the value stored in the memory location into the correct ASCII codes for each of the two digits that represent that value in hexadecimal.

For example, if the memory location contained:



which is 9E in hexadecimal, then the ASCII codes of the characters that need to be displayed are:



The first of these is the ASCII code of the character 9, the second is the ASCII code of the character E.

Write an assembly language program using the AQA assembly language instruction set that will load a value from memory location 100 and store the ASCII code of the first (lefthand) digit of the hexadecimal representation of this value in memory location 101 and the ASCII code of the second (righthand) digit of the hexadecimal representation of this value in memory location 102.

Your program should use masking and/or shifting to complete this task.

The ASCII codes of the hexadecimal digits are shown in **Table 2** and the AQA assembly language instruction set is in **Table 3** on **page 23**.

Table 2

	ASCII Code		
Digit	Decimal	Binary	
0	48	0110000	
1	49	0110001	
2	50	0110010	
3	51	0110011	
4	52	0110100	
5	53	0110101	
6	54	0110110	
7	55	0110111	

	ASCII Code		
Digit	Decimal	Binary	
8	56	0111000	
9	57	0111001	
Α	65	1000001	
В	66	1000010	
С	67	1000011	
D	68	1000100	
Е	69	1000101	
F	70	1000110	

[10 marks]

,		

# This table is included so that you can answer question parts 22.1, 22.2 and 22.3. Table 3 – Standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by	
	<pre><memory ref=""> into register d</memory></pre>	
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location	
	<pre>specified by <memory ref=""></memory></pre>	
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	
	register n and store the result in register d	
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>coperand2&gt;</pre> from the value</pre>	
	in register n and store the result in register d	
MOV Rd, <pre><pre><pre>MOV Rd, <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	Copy the value specified by <pre><pre>coperand2&gt; into register d</pre></pre>	
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value	
	specified by <pre><pre>operand2&gt;</pre></pre>	
B <label></label>	Always branch to the instruction at position <label> in</label>	
	the program.	
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>	
	comparison met the criterion specified by <condition>.</condition>	
	Possible values for <condition> and their meanings are:</condition>	
	EQ: equal to NE: not equal to	
	GT: greater than LT: less than	
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value	
	in register n and the value specified by <pre><operand2></operand2></pre> and	
	store the result in register d	
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in	
	register n and the value specified by <operand2> and store</operand2>	
	the result in register d	
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation	
	between the value in register n and the value specified by	
	<pre><operand2> and store the result in register d</operand2></pre>	
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value	
	specified by <pre><pre>specified by <pre><pre>coperand2&gt;</pre> and store the result in register d</pre></pre></pre>	
LSL Rd, Rn, <operand2></operand2>	Logically shift left the value stored in register n by the	
	number of bits specified by <pre><pre>operand2&gt;</pre> and store the result</pre>	
	in register d	
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the	
	number of bits specified by <pre><pre>operand2&gt;</pre> and store the result</pre>	
	in register d	
HALT	Stops the execution of the program.	

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label, the identifier of the label is placed after the branch instruction.

# Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general-purpose registers that the programmer can use are numbered 0–12

## This table is included so that you can answer Question 23.1 on page 35.

Table 1 - Standard AQA assembly language instruction set

LDR Rd, <memory ref=""></memory>	Load the value stored in the memory location specified by <memory ref=""> into register d</memory>
STR Rd, <memory ref=""></memory>	Store the value that is in register d into the memory location
	<pre>specified by <memory ref=""></memory></pre>
ADD Rd, Rn, <operand2></operand2>	Add the value specified in <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
	register n and store the result in register d
SUB Rd, Rn, <operand2></operand2>	Subtract the value specified by <pre><pre>operand2&gt; from the value</pre></pre>
	in register n and store the result in register d
MOV Rd, <pre>coperand2&gt;</pre>	Copy the value specified by <pre>coperand2&gt; into register d</pre>
CMP Rn, <operand2></operand2>	Compare the value stored in register n with the value
	specified by <pre><pre>specified by <pre><pre>specified by <pre><pre>specified by <pre><pre>specified by <pre><pre>specified by <pre><pre>specified by <pre>specified by <pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>
B <label></label>	Always branch to the instruction at position <label> in the</label>
	program.
B <condition> <label></label></condition>	Branch to the instruction at position <label> if the last</label>
	comparison met the criterion specified by <condition>.</condition>
	Possible values for <condition> and their meanings are:</condition>
	EQ: equal to NE: not equal to
	GT: greater than LT: less than
AND Rd, Rn, <operand2></operand2>	Perform a bitwise logical AND operation between the value
	in register n and the value specified by <operand2> and</operand2>
	store the result in register d
ORR Rd, Rn, <operand2></operand2>	Perform a bitwise logical OR operation between the value in
	register n and the value specified by <operand2> and</operand2>
TOP D 1 D 10	store the result in register d
EOR Rd, Rn, <operand2></operand2>	Perform a bitwise logical XOR (exclusive or) operation
	between the value in register n and the value specified by
MITAL Del. (on one or de)	<pre><operand2> and store the result in register d</operand2></pre>
MVN Rd, <operand2></operand2>	Perform a bitwise logical NOT operation on the value
LSL Rd, Rn, <operand2></operand2>	specified by <operand2> and store the result in register d</operand2>
Lou ka, kii, toperanaz	Logically shift left the value stored in register n by the number of bits specified by <pre><pre>operand2&gt;</pre> and store the</pre>
	result in register d
LSR Rd, Rn, <operand2></operand2>	Logically shift right the value stored in register n by the
Lok ku, kii, coperandzy	
	number of bits specified by <operand2> and store the result in register d</operand2>
HALT	
UVIII	Stops the execution of the program.

**Labels**: A label is placed in the code by writing an identifier followed by a colon (:). To refer to a label, the identifier of the label is placed after the branch instruction.

### Interpretation of operand2>

<operand2> can be interpreted in two different ways, depending on whether the first character
is a # or an R:

- # use the decimal value specified after the #, eg #25 means use the decimal value 25
- Rm use the value stored in register m, eg R6 means use the value stored in register 6

The available general-purpose registers that the programmer can use are numbered 0–12

2 3

**Figure 7** shows an assembly language program which has been written using the AQA assembly language instruction set. The instruction set is explained in **Table 1** on page 33.

# Figure 7

```
LDR R1, 130
 MOV R2, #0
 MOV R4, #0
repeat:
 ADD R2, R2, #1
 AND R3, R1, #1
 CMP R3, #0
 BEQ skip
 ADD R4, R4, #1
skip:
 LSR R1, R1, #1
 CMP R2, #7
 BNE repeat
 LDR R1, 130
 AND R4, R4, #1
 CMP R4, #0
 BNE else
 ORR R1, R1, #128
 B end
else:
 AND R1, R1, #127
end:
  STR R1, 130
 HALT
```

The program performs a task on a value stored in memory location 130. The value in this memory location is a 7-bit ASCII code.

For example, if memory location 130 was used to store the ASCII character 'S' then it would contain the value 83, which in binary is:

0 1 0 1 0 0 1 1
-----------------

2   3  .  1
-------------

Complete the trace table below to show the results of executing the program in **Figure 7** when the initial value in memory location 130 is 83

Each register can hold an 8-bit value.

You may find it easier to understand the operation of the program if you write the contents of memory location 130 and register R1 out in both binary and decimal.

You may not need to use all the rows in the table.

[6 marks]

Г	T	ı	ı	
Memory Location 130	R1	R2	R3	R4
83 (01010011)				

7.3 Structure and re	ole of the	processor	and its	components

2 3 . 2	The value in memory location 130 before the program is executed is the program's input and the value stored in memory location 130 when the program finishes executing is its output.
	By considering your trace table for Question 10.1 and the assembly language code in Figure 7, describe the purpose of the program.  [2 marks]